Please use this identifier to cite or link to this item: https://hdl.handle.net/20.500.11851/10509
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKaramuftuoğlu, M.A.-
dc.contributor.authorBozbey, A.-
dc.contributor.authorRazmkhah, S.-
dc.date.accessioned2023-07-14T20:18:07Z-
dc.date.available2023-07-14T20:18:07Z-
dc.date.issued2023-
dc.identifier.issn1051-8223-
dc.identifier.urihttps://doi.org/10.1109/TASC.2023.3270766-
dc.identifier.urihttps://hdl.handle.net/20.500.11851/10509-
dc.description.abstractNeuromorphic computing and artificial neurons have been shown to improve the solution for some of the complex problems for conventional computers. We present a spiking soma (JJ-Soma) circuit that consists of a double-junction SQUID interfered with a resistor (threshold loop), a decaying superconductor loop cut by a resistor, which is coupled to the SQUID like structure. The proposed soma has three main properties: (i) ultra-high-speed operation with minimal power consumption, (ii) compatibility with standard foundry processes that allows fabrication with the available infrastructure, (iii)and compatibility with conventional SFQ logic gates which enables design and implementation of complicated networks. Each soma circuit covers 40 μm × 80 μm area on-chip with different activation functions. The circuits are fabricated in a commercial foundry for superconductors and they have been implemented and demonstrated experimentally. IEEEen_US
dc.language.isoenen_US
dc.publisherInstitute of Electrical and Electronics Engineers Inc.en_US
dc.relation.ispartofIEEE Transactions on Applied Superconductivityen_US
dc.rightsinfo:eu-repo/semantics/closedAccessen_US
dc.subjectArtificial somaen_US
dc.subjectFabricationen_US
dc.subjectIntegrated circuit modelingen_US
dc.subjectLogic circuitsen_US
dc.subjectLogic gatesen_US
dc.subjectNeuronsen_US
dc.subjectsingle flux quantumen_US
dc.subjectSomaen_US
dc.subjectspiking neural networken_US
dc.subjectSQUIDsen_US
dc.subjectsuperconductor electronicsen_US
dc.titleJJ-Soma: Towards a Spiking Neuromorphic Processor Architectureen_US
dc.typeArticleen_US
dc.departmentTOBB ETÜen_US
dc.identifier.startpage1en_US
dc.identifier.endpage7en_US
dc.identifier.wosWOS:001060298300001en_US
dc.identifier.scopus2-s2.0-85159705099en_US
dc.institutionauthor-
dc.identifier.doi10.1109/TASC.2023.3270766-
dc.authorscopusid57191445740-
dc.authorscopusid13606998800-
dc.authorscopusid26538855100-
dc.relation.publicationcategoryMakale - Uluslararası Hakemli Dergi - Kurum Öğretim Elemanıen_US
dc.identifier.scopusqualityQ2-
item.fulltextNo Fulltext-
item.grantfulltextnone-
item.languageiso639-1en-
item.openairecristypehttp://purl.org/coar/resource_type/c_18cf-
item.openairetypeArticle-
item.cerifentitytypePublications-
crisitem.author.dept02.5. Department of Electrical and Electronics Engineering-
Appears in Collections:Scopus İndeksli Yayınlar Koleksiyonu / Scopus Indexed Publications Collection
WoS İndeksli Yayınlar Koleksiyonu / WoS Indexed Publications Collection
Show simple item record



CORE Recommender

WEB OF SCIENCETM
Citations

2
checked on May 11, 2024

Page view(s)

14
checked on May 6, 2024

Google ScholarTM

Check




Altmetric


Items in GCRIS Repository are protected by copyright, with all rights reserved, unless otherwise indicated.