Please use this identifier to cite or link to this item:
|Title:||PiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques||Authors:||Olgun, A.
Field programmable gate arrays (FPGA)
End to end
Dynamic random access storage
|Issue Date:||2022||Publisher:||IEEE Computer Society||Abstract:||DRAM-based main memory is used in nearly all computing systems as a major component. Modern memory-intensive workloads have increasing memory bandwidth, latency, and capacity requirements. However, DRAM vendors often prioritize memory capacity scaling over latency and bandwidth -. As a result, main memory is an increasingly worsening bottleneck in computing systems [3,5-9]. © 2022 IEEE.||Description:||IEEE;IEEE Computer Society;Research and Innovation Center of Excellence (KOIOS);Technical Committee on VLSI (TCVLSI);University of Cyprus
2022 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2022 -- 4 July 2022 through 6 July 2022 -- 183621
|Appears in Collections:||Scopus İndeksli Yayınlar Koleksiyonu / Scopus Indexed Publications Collection|
Show full item record
checked on Feb 6, 2023
Items in GCRIS Repository are protected by copyright, with all rights reserved, unless otherwise indicated.